Floorplan Design for Wiring Length Minimization in Ulsi Chip Using Simulated Annealing
نویسندگان
چکیده
Floorplan and placement are very critical problems in ULSI CAD design. The common ULSI system design objectives are such as improving or maximizing wiring ability, reliability and/or yield, and reducing or minimizing chip size, power consumption, crosstalk and coupling noise. These are crucial factors in designing next generation EDA (Electronic Design Automation) tools. Semiconductor scaling limits are forcing designers to look to novel circuits and design techniques to reduce design boundaries to maintain performance growth. In this research paper, we consider two system design objectives which are wiring length and crosstalk minimization. These are needed for greater modeling complexity and accuracy in EDA (Electronic Design Automation) tools. We propose methodologies and directions for floorplan design automation tools to meet the challenges ahead with Simulated Annealing (SA) approach. This approach is one of the efficient heuristic search algorithms to effectively predict and optimize various design objectives.
منابع مشابه
Row-Based Design for Wiring Length and Crosstalk Minimization in ULSI Chip
The common ULSI system design objectives are such as improving or maximizing wiring ability, reliability and/or yield, and reducing or minimizing chip size, power consumption, crosstalk, and coupling noise. Circuit layout is the process of placing and interconnecting a set of modules as specified by a connection of multiterminal nets. These are crucial factors in designing next generation EDA (...
متن کاملSimulated Annealing Based Temperature Aware Floorplanning
Power density of microprocessors is increasing with every new process generation resulting in higher maximum chip temperatures. The high temperature of the chip greatly affects its reliability, raises the leakage power consumed to unprecedented levels, and makes cooling solutions significantly more expensive. The maximum temperature of a block in a chip depends not only on its own power density...
متن کاملA linear programming-based algorithm for floorplanning in VLSI design
In this paper, we consider a floorplanning problem in the physical design of very large scale integration. We focus on the problem of placing a set of blocks (modules) on a chip with the objective of minimizing area of the chip as well as total wire length. The blocks have different areas and their shapes are either fixed (predetermined) or flexible (to be determined). We use the sequence-pair ...
متن کاملOrthogonal Simulated Annealing for Floorplanning
Floorplanning is an essential step in physical design of VLSI. The floorplan design problem is how to place a set of circuit modules on a chip such that the resulting area is minimized. The best known solutions are obtained using simulated annealing based on sequence pairs representing the planning of modules. The conventional simulated annealing algorithm conducts a random perturbation operati...
متن کاملTrapezoidal Algorithm with Weighted Aggregation Scheme for floor planning in VLSI
An important step in the automation of electronic design is the assignment of the physical components on the target semiconductor die. The major aim of floorplanning is to distribute the modules of a circuit onto a chip to optimize its area, wire length and timing. As the density of very large scale integrated (VLSI) circuits enhance, the need for faster floorplanning algorithms also grows. The...
متن کامل